

Self-Aware Computing for Cyber Physical Systems

Period: 1/Jan/2013 – 5/Dec/2016

1. Personnel:

- Mingoo Seok, Assistant Professor, Columbia University
- Peter Kinget, Professor, Columbia University
- Seongjong Kim, Graduate Student, Columbia University
- Teng Yang, Graduate Student, Columbia University

2. Total Project Period:

- 1/Jan/2013-31/Dec/16

3. Project Goal:

The goal of the project was to create a range of new techniques for making digital systems self-aware with temperature, device wearout, timing errors, and other high-level parameters, with which the systems can autonomously determine the operating settings for optimal performance, energy-efficiency, robustness, and reliability without the worst-case margin and over-design.

A key focus was to create techniques that are suitable for digital systems for resource-constrained cyber-physical systems applications. For the targeted applications, the critical requirements are low power dissipation, voltage scalability down to near/sub-threshold levels, and compact silicon footprint. Existing solutions often incur too much overhead in area, delay, and power dissipation, and thus wipe out a significant portion of the benefits of implementing self-awareness in digital systems. In this project, we have pursued the following research topics.

- **Analog sensors for on-chip temperature:** “One immediate research target in this proposal is to reduce the overhead of diverse analog sensors. We also want those sensors to operate at NTV regimes.”
- **Analog sensor for device wearout:** “To design sensor cores (*temperature, process, and wearout*), we will exploit the novel design paradigm of 2T voltage references to replace pn-diode in the conventional temperature sensors and ring oscillators in the conventional wearout sensors.”
- **Digital sensors for timing errors:** “We also plan to develop error sensors/detectors in digital circuits using error correction coding (ECC) and timing error detectors (TED)”
- **Models to extract high-level, difficult-to-measure parameters:** “we are interested in developing models to estimate the parameters that are not amenable to measurement with physical sensors.”
- **Framework for optimal operating settings:** “We propose a comprehensive framework for self-aware digital design in CPSs. All the parameters, either instrumented or model-estimated, will be analyzed to determine the optimal operating policy online.”
- **System demonstrations:** “we will demonstrate the key technologies via prototyping an ARM-compatible core and memory arrays. They are equipped with (i) a network of temperature, wearout, process sensors, (ii) error sensors/detectors (TED and ECC), and (iii) the associated energy and reliability models and framework for determining operating scenarios.”

4. Research Results




Fig. 1. Die photos of test chips prototyped in this project; (a) [Yang, ISSCC'14 & JSSC'15]; (b,c) [Kim, VLSI'14 & JSSC'15]; (d) [Kim, CICC'15]; (e) [Yang, ISSCC'15]; (f) [Yang, ESSCIRC'16]; (g) [Kim, VLSI'16];

Across the planned research items, we have made several critical advances in circuit designs and systems demonstrations. Several techniques enable *the first*, *the most compact*, and *the most voltage scalable* demonstrations. We have fabricated multiple test chips for this project over the last four years. We include some of the die photos of the test chips (Fig. 1). We summarize the current status and our evaluation in each research item in the table below.

Planned items	Status
Analog sensors for on-chip temperature	<ul style="list-style-type: none"> We have developed a thermal sensor with a sub-400μm^2 footprint, the worst-case error 7$^\circ\text{C}$ after one temperature point calibration, and the minimum functional supply voltage of 0.6V. The results were published in [Yang et al., ISSCC'14] and [Yang et al., JSSC'15] We have developed a thermal sensor with a sub-30μm^2 footprint, the worst-case error 2.1$^\circ\text{C}$ after one temperature point calibration, and the minimum functional supply voltage of 0.4V. The results were published in [Kim et al., CICC'15]
Analog sensors for device wearout	<ul style="list-style-type: none"> We have developed the <i>first</i> technique to monitor device wearout in the digital pipelines <i>in-situ</i> and <i>in-field post-deployment</i>. The results were published in [Li et al., DAC'14]. We have developed the <i>first</i> technique to monitor PMOS device wearout in the SRAM arrays <i>in-situ</i> and <i>in-field post-deployment</i>. The results were published in [Yang et al., ISSCC'15] We have developed more advanced technique to monitor both NMOS and PMOS device wearout in the SRAM arrays <i>in-situ</i> and <i>in-field</i> post deployment. The results were published in [Yang et al., ESSCIRC'16]

Digital sensors for timing errors	<ul style="list-style-type: none"> We have developed a sparse-insertion technique to reduce the overhead of error-detecting register insertion. The results were published in [Kim, et al., ISLPED'14] and currently in the third round review in [Jin et al., TVLSI'16] We have developed an error-detection and correction technique that is suitable for near/sub-threshold microprocessors. We prototyped a microprocessor with the technique. The results were published in [Kim, et al., VLSI'14] and [Kim et al., JSSC'15] We have developed an error-detection and -correction technique that is suitable for non Von Neumann architectures implemented in near/sub-threshold circuits. We prototyped a neural network accelerator for clustering tasks. The results were published in [Kim et al., VLSI'16].
Models to extract high-level difficult-to-measure parameters	<ul style="list-style-type: none"> We have developed a machine-learning model to estimate data retention voltage (DRV) and read access time (T_{ACC}) in SRAM based on the low-level threshold-voltage measurements from our proposed sensor circuits. The results were published in [Yang et al., ESSCIRC'16]
System demonstrations	<ul style="list-style-type: none"> We prototyped a microprocessor with our first-generation EDAC technique [Kim et al., ISLPED'14, VLSI'15, JSSC'15] We prototyped a neural network processor with our second-generation EDAC technique [Kim et al., VLSI'16]

We believe we achieve most of the goals we aimed in the beginning of the project. We create techniques to make digital systems to be self-aware with various parameters to make optimal decisions to push the performance, energy-efficiency, reliability, and robustness under varying conditions.

5. References

- [Yang et al. ISSCC'14] Teng Yang, Seongjong Kim, Peter R. Kinget, and Mingoo Seok, "0.6-1.0V, $279\mu\text{m}^2$, $0.92\mu\text{W}$ Temperature Sensor with $< +3.2/-3.4^\circ\text{C}$ Error for Dense On-Chip Thermal Monitoring," *IEEE International Solid-State Circuits Conference (ISSCC)*, 2014
- [Yang et al., JSSC'15] Teng Yang, Seongjong Kim, Peter R. Kinget, and Mingoo Seok, "Ultra-compact and Voltage-Scalable Temperature Sensor Design for Dense Dynamic Thermal Management Techniques," *IEEE Journal of Solid-State Circuits (JSSC)*, 2015
- [Kim et al., CICC'15] Seongjong Kim, Mingoo Seok, "A $30.1\mu\text{m}^2$, $<\pm 1.1^\circ\text{C}$ - 3σ -Error, 0.4-to-1.0V Temperature Sensor based on Direct Threshold Voltage Sensing for On-Chip Dense Thermal Monitoring," *IEEE Custom Integrated Circuits Conference (CICC)*, 2015
- [Li et al., DAC'14] Jiangyi Li, Mingoo Seok, "Robust and In-Situ Self-Testing Technique for Monitoring Device Aging Effects in Pipeline Circuits," *ACM/EDAC/IEEE Design Automation Conference (DAC)*, 2014
- [Yang et al., ISSCC'15] Teng Yang, Doyun Kim, Peter R. Kinget, Mingoo Seok, "In-situ Techniques for In-field sensing of NBTI Degradation in an SRAM Register File," *IEEE International Solid-State Circuits Conference (ISSCC)*, 2015
- [Yang et al., ESSCIRC'16] Teng Yang, Peter R. Kinget, Mingoo Seok, "Register File Circuits and Post-Deployment Framework to Monitor Aging Effects in Field," *European Solid-State Circuits Conference (ESSCIRC)*, 2016

- [Kim et al., ISLPED'14] Seongjong Kim, Mingoo Seok, "Analysis and Optimization of In-Situ Error Detection Techniques in Ultra-Low-Voltage Pipeline," *IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)*, 2014
- [Jin et al., TVLSI'16] Wei Jin, Seongjong Kim, Weifeng He, Zhigang Mao, Mingoo Seok, "In-Situ Error Detection Technique in Ultra-Low-Voltage Pipelines: Analysis and Optimizations," *IEEE Transactions on VLSI Systems (TVLSI)*, 2016
- [Kim et al., VLSI'14] Seongjong Kim, Mingoo Seok, "R-Processor: 0.4V Resilient Processor with a Voltage-Scalable and Low-Overhead In-Situ Error Detection and Correction Technique in 65nm CMOS," *IEEE Symposium on VLSI Circuits (VLSI)*, 2014
- [Kim et al., JSSC'15] Seongjong Kim, Mingoo Seok, "Variation-Tolerant, Ultra-Low-Voltage Microprocessor with a Low-Overhead, Within-a-Cycle in-Situ Timing-Error Detection and Correction Technique," *IEEE Journal of Solid-State Circuits (JSSC)*, 2015
- [Kim et al., VLSI'16] Seongjong Kim, Joao Pedro Cerqueira, Mingoo Seok, "A 450mV Timing-Margin-Free Waveform Sorter based on Body Swapping Error Correction," *IEEE Symposium on VLSI Circuits (VLSI)*, 2016
- [Yang et al., CICC'17] Teng Yang, Jiangyi Li, Minhao Yang, Peter R. Kinget, Mingoo Seok, "An Area-Efficient Microprocessor with an Instruction-Cache Transformable to an Ambient Temperature Sensor and a Physically Unclonable Function," *IEEE Custom Integrated Circuits Conference (CICC)*, 2017, *submitted*
- [Kim et al., VLSI'17] Seongjong Kim, Mingoo Seok, "Ultra-Low-Power and Robust Power-Management/Microprocessor System based on Error Regulation," *IEEE Symposium on VLSI Circuits (VLSI)*, 2017, *submitted*